Design and Implementation of High Frequency and Low-Power Phase-locked Loop
Phase-locked loop (PLL) operates at a high frequency and due to the increased switching rate of the circuits, the power consumption is high.Designing a PLL which consumes less power without compromising the frequency of operation is essential.The sub-components of PLL such as the phase frequency detector, charge pump, loop filter, voltage-controlle